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Power Electronics Reliability: State of the Art and
Outlook
Huai Wang, Senior Member, IEEE, Frede Blaabjerg, Fellow, IEEE
Abstract—This paper aims to provide an update of the re-
liability aspects of research on power electronic components
and hardware systems. It introduces the latest advances in the
understanding of failure mechanisms, testing methods, accu-
mulated damage modeling, and mission-profile-based reliability
prediction. Component-level examples (e.g. Si IGBT modules, SiC
MOSFETs, GaN devices, capacitors, and magnetic components)
are used for illustration purposes, in addition to system-level stud-
ies. The limitations and associated open questions are discussed
to identify future research opportunities in power electronics
reliability.
Index Terms—Power electronics, failure mechanism, reliability
prediction, physics-of-degradation, accelerated degradation test-
ing, control, condition monitoring.
I. INTRODUCTION
EFFICIENCY and power density have been at the heart ofthe power electronics community over the course of the
last five decades. The improvements in efficiency and power
density are heavily driven by power semiconductor technolo-
gies, circuit topologies, and control methods. Fig. 1 shows
the historical development of power semiconductors, power
electronics, and reliability engineering. With the increasing
demands of application-driven research, reliability has become
a considerable practical challenge in power electronics; among
others listed in Fig. 1. Reliability is an important performance
factor that is considered during the design, manufacturing, and
field operation of power electronic converters. Over the past
decade, the business model in industry has been transitioning
from product suppliers to holistic service providers. This
demands life-cycle-cost reduction and operation optimization
of power electronic converters through innovative design,
in-depth understanding of failure mechanisms and mission
profiles, and predictive maintenance.
In 2013-2014, the authors reviewed the three aspects of
research in power electronics reliability in [1, 2]. In May
2015, IEEE Transactions on Power Electronics published a
special issue on Robust Design and Reliability of Power
Electronics. In the same year, an edited book on the Reliability
of Power Electronic Converter Systems was published by
IET [3]. Research activities and outcomes worldwide have
increased significantly in the last decade. Many of the results
are reviewed in [4–13]. In [4], the primary research activities
in the power cycling tests of power modules between 1994
and 2015 are summarized, which shows the varieties in
packaging technologies, control strategies, failure mechanisms
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of interest, and failure analysis methods. In [5–7], the methods
for estimating the junction temperature and health condition
of power modules are reviewed. Following the adoption of
wide-bandgap devices in commercial applications, new pack-
aging technologies are discussed in [8, 9]. The chip-level and
packaging-level failure mechanisms, testing, and condition
monitoring health precursors of SiC devices are summarized
in [10]. The failure mechanisms of GaN devices are discussed
in [11]. In addition to active components, capacitor reliability
and condition monitoring methods are discussed in [12, 13],
respectively. These overview papers provide a foundation to
understand the state-of-the-art research on power electronics
reliability.
This paper focuses on updating the power electronics relia-
bility aspects of research, which are less addressed in [1–13].
Most of the references that will be discussed in this paper are
drawn from the last five years. For a more comprehensive list
of references and discussions, please refer to [1–13]. It should
be noted that this paper has the following limited scopes:
1) The component failure mechanisms are mainly on the
short-circuit of SiC MOSFETs and GaN devices, and
the wear-out of magnetic components. The failure mech-
anisms of Si IGBT modules and capacitors, and the
degradation of SiC MOSFETs and GaN devices are
discussed in detail in [10–12].
2) The discussed stressors are limited to the electro-thermal
stresses and humidity. Other stressors (e.g. vibration
and environmental contaminants) and related failure
mechanisms are not included.
3) A comprehensive reliability prediction procedure for
power electronic converters is not included. Instead, the
references which give detailed discussions of this topic
are introduced. In addition, the reliability prediction
methods are only briefly presented. For more details,
please refer to [2].
This paper starts with a description of the relevance of
component-level failure mechanisms in power electronic appli-
cations. Next, component degradation curves, lifetime model
limitations, relevance, and time constraints of accelerated
testing are discussed. Mission-profile-based reliability predic-
tion and its challenges in thermal model simplification, and
accumulated damage modeling are also presented. Finally, a
specific outlook of power electronics reliability research is
provided.
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Fig. 1. The historical development of power semiconductors, power electronics, and reliability engineering.
II. FAILURE IN POWER ELECTRONIC COMPONENTS AND
SYSTEMS
In reliability engineering, failure is typically classified into
sudden failure and degraded failure. Degradation in time may
ultimately cause a sudden failure if no corrective action is
taken. Sudden failure is caused by design defects, manufac-
turing issues, single-event effects, overstress, or misuse. In
contrast, degraded failure is caused by long-term degradation.
For a power electronic system, failure can come from both
hardware and software, due to intrinsic and extrinsic factors.
This paper focuses on hardware failures, consequently soft-
ware reliability [14] and human reliability analysis [15] are
not included. Nevertheless, they are essential to a complete
system-level reliability design and analysis.
Theoretically, multiple failure mechanisms exist for a single
power electronic component [10–12], [16]. At the application
level, it might not be realistic to consider all of the reported
failure mechanisms. A more effective method is to address
a few dominant failure mechanisms that are relevant in field
operation. However, the problem here is that the dominant
failure mechanisms may vary with the design criteria, and
environmental and operational conditions of different appli-
cations.
A. Examples of field experiences
An example of field experiences in Photovoltaic (PV) ap-
plications is presented in [17], which is based on three data
reports (primarily for central inverters). Report 1 includes more
than 3,500 service tickets (i.e. abnormal states of PV systems)
that were requested during 2010-2012 with a total operation
of 2,800 inverter-years [18]. Report 2 is from an older set
of PV systems monitored during 2008-2010 with a total of
1,650 inverter-years. Report 3 is based on about 400 service
tickets. According to [17, Fig. 1], inverters account for 43% to
70% of PV plant service requests. Inverter component failure
breakdown based on the three data sources is analyzed in
[17, Fig. 3]. Control software failure stands out in all three
reports. This specific failure area may be the consequence of
hardware malfunction, besides software or firmware issues.
The inverters may resume normal operation upon a manual
restart [18]. Although the importance of the widely-studied
hardware components (e.g. IGBTs and capacitors) remains in
terms of their failure percentage as a single type of component,
other failure areas including control card PCB boards, fans,
and fuses also rank high. However, in-depth failure analyses
are unavailable, and the causes of failure and the dominant
stressors are still open to question. In particular, it would
be interesting to study humidity-related failure mechanisms
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due to the condensation effect of frequent cold starts in the
intermittent operation of PV inverters.
In [19], an example of wind power converter failure analysis
is given. The phase modules are one area of failure, including
IGBT modules, gate driver boards, DC-link capacitors, and
busbars. The database used for this analysis includes 2,734
wind turbine that were commissioned between 1997 and 2015,
operating in 23 countries from 11 suppliers. As shown in [19,
Fig. 3], most wind turbine are either in the early or middle
operation phase when considering a typical service life of 25
years. According to [19, Fig. 5], except for other unknown
failure sources, phase modules are responsible for the largest
fraction of power converter failures (i.e. 22%), which is
followed by the cooling system, control board, and the main
circuit breaker. On average, 0.16 phase-module failure per year
per turbine is observed for these turbine. The detailed results
question the widespread assumption that thermal-related wear-
out is the dominant failure mechanism of these phase modules.
Instead, it indicates that there is a correlation between the
failure rate and the absolute humidity level with seasonal
change, which suggests that humidity and condensation may
be the main stressors causing failure. These observations are
consistent with the findings in [20].
These examples represent two large databases for converter-
specific failure analyses, which are rarely made publicly
available in other power electronic applications. Both findings
suggest the need for further investigation of humidity-related
failure mechanisms for power electronic components [21, 22].
Nevertheless, they do not necessarily imply that the thermal-
related wear-out failure mechanisms are irrelevant. Most of
the analyzed wind turbine in [19] are still in the early-
to-middle phase of their service life. A proper design and
manufacturing process aims to prevent or to a large extent
reduce wear-out failure. Thermal-related wear-out prediction
can inform decisions in the design and operation phases to
prevent the associated failure from becoming dominant during
the expected service life.
B. Selected failure mechanisms
1) Short-circuit and overstress failure of SiC MOSFETs:
The reliability performance of SiC MOSFETs is of signifi-
cant consideration in power electronic applications. Extrinsic
failures due to defectivity or high process variability, and
intrinsic failures due to material degradation are both relevant
[23]. On the one hand, field experiences are limited by the
early stage of technology adoption. On the other hand, unique
reliability issues compared to Si devices give a lower cycling
capability with conventional packaging and reduced short-
circuit withstand time [24]. The power cycling capability of
SiC MOSFETs has been reported to be lower than IGBTs
with the same current rating and package technology in [25]
by testing and in [26] by simulation. New packaging tech-
nologies [9] are likely to overcome the challenges of power
cycling capability. Nevertheless, the compromised short-circuit
withstand time with the reduced SiC die size is still relevant
in power electronic applications.
Much effort has been made in the short-circuit testing
[27–33], [34] of SiC MOSFETs and its protection in power
converter design [34–38]. In [27], comparative testing of two
types of 1.2 kV/24 A SiC MOSFETs with Si MOSFET is
given. Only a gradual reduction of gate-source voltage is
observed for the testing samples, which is caused by the
gate leakage current triggered by excessive power dissipation
during the short-circuit operation, resulting in lower gate-
oxide reliability due to a thinner gate thickness. In [28], 1.2
kV/36 A SiC devices are tested with short-pulse high-voltage
and long-pulse low-voltage. Two different failure mechanisms
are observed: first, thermal runaway due to high off-state
drain leakage current; and second, gate-source shorting due
to break up of top layers. The observed failure mechanisms
are consistent with [29] in their case studies of 1.2 kV/180
A and 1.2 kV/300 A high-current SiC MOSFET modules.
Under 600 V testing, the thermal runaway becomes dominant
according to the switching waveforms shown in Fig. 2(a).
The saturation current reaches about 18 times of the nominal
value. It then drops quickly before the switch is turned off,
which indicates a significant increase in the chip temperature.
A delayed failure occurs at 2 µs after the turn-off due to
excessive drain leakage current at high temperature. When
the testing voltage increases to 800 V, gate-source shorting
is observed. This is due to the increased gate leakage current
triggered by high local temperatures close to the gate oxide.
The corresponding switching waveforms are shown in Fig.
2(b). A safe operation area is proposed in terms of gate-source
voltage and short-circuit current [29]. A case study of a 10
kV/10 A SiC MOSFET tested under 6 kV is presented in [30].
The testing results do not show signs of measurable thermally
generated currents or degradation in the gate structure. The
impact of thermal stress on short-circuit capability is studied
in [31, 32] based on the testing of 1.2 kV SiC MOSFETs
under different case temperatures. This shows that the short-
circuit critical energy and withstand time slightly decrease
with the case temperature. Moreover, the relationship between
the number of repetitive short-circuits to failure and the case
temperature is presented [32]. The gate-source voltage drop
from the initial value of 15 V at the time of 2 µs in short-circuit
operation is used as a failure criterion. This shows that with the
increase of case temperature, the number of repetitive short-
circuit to failure increases because the energy dissipated during
the short-circuit operation decreases with the increase of case
temperature due to the negative temperature coefficient of the
MOSFETs. The impact of degradation on the short-circuit
withstanding capability of a 1.2 kV SiC MOSFET module
has been investigated [33] based on comparisons between new
samples and aged samples from power cycling test. This study
shows that the gate-oxide degradation has a more significant
impact on the short-circuit withstand time than the packaging-
level degradation.
These studies give us a better understanding of the short-
circuit failure mechanisms of SiC MOSFETs, and mutual
effects with chip-level and packaging-level degradation. It
can be noted that varieties still exist in testing conditions in
terms of the DC supply voltage, gate drive voltage, and case
temperature due to lack of standards. Moreover, the study of
high-voltage or high-current devices is still limited due to the
scarcity of the samples and higher demands on the testing
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(a) Short-circuit thermal runaway failure occurs at 600 V testing voltage.
(b) Short-circuit gate breakdown failure occurs at 800 V testing voltage.
Fig. 2. Short-circuit testing of a 1.2-kV/300-A SiC MOSFET module under
different DC voltages and case temperature of 25°C. ID – drain current, VGS
– gate-source voltage, VDS – drain-source voltage. Gate driver supply +20
V/-6V with an external gate resistance of 5 Ω [29].
facilities. With the increasing commercial applications of SiC
devices it is expected that more studies on short-circuits will
be needed. At the application level, fast and robust short-
circuit protection [34–38] is essential to utilize the promising
properties of SiC power devices without compromising the
device-level design.
Overvoltage and overcurrent caused by parasitics and sus-
tained oscillations are also important issues related to the
reliability and EMI [39] in SiC applications. An excessive
EMI may lead to a severe consequence of failing to fulfill
the relevant standards and regulations. Advanced packaging
technologies [9] and converter-level reduction of parasitics and
couplings between the power loop and gate driver loop can
address this issue [39].
2) Wear-out and short-circuit failure mechanisms of GaN
devices: Like SiC MOSFETs, both the extrinsic and intrinsic
failures of GaN devices need to be considered for power
electronic applications. The level of extrinsic failures of GaN
devices due to material defectivity still have not reached the
level of the Si counterparts [40]. The internal GaN-specific
degradation mechanisms during off-state, switching-state, and
on-state are presented in [11], [41]. In [41], a power cycling
test is designed to exclude thermo-mechanical effects by set-
ting temperature swings less than 25°C. This work studies the
threshold voltage shift and dynamic on-state resistance change
due to the trapping effect. Thermo-mechanical-related power
cycling test is performed in [42–45] with temperature swings
of 100°C or above. Drain-to-source off-state leakage current
(IDSS) failure is reported in [42, 43]. The failure mechanism
is identified in [44] by post-failure analysis tools and detailed
FEM simulations. This reveals that the thermo-mechanical
stresses induced by an acceptable temperature range can cause
multilayer cracks in the die of the GaN device.
Short-circuit failure mechanisms are studied in [46–49].
The drain-to-source voltage distinguishes two failure modes
of GaN devices. A case study on a 650 V p-GaN is given in
[46, 47]. The short-circuit withstand time is in the range of
few µs or more when the testing voltage is below 350 V. This
reduces to a few hundreds of ns when the voltage is above 350
V. The first failure mode is due to the temperature increase of
the entire device (i.e. more than 1,000 K), causing damage to
the surface metal [48, 49]. The second failure mode is related
to local thermal destruction in a relatively small region of the
device [46], [48, 49]. Specifically, it is observed that the right-
hand side of the gate field plate is the most sensitive part
of the testing samples [49]. From an application perspective,
it can be noted that destructive short-circuits could happen
within sub-µs under moderate voltage stresses. Therefore, the
design of an ultrafast overcurrent protection solution [50] is
even more challenging than that for SiC MOSFETs. The drain-
to-source voltage stress is a vital factor determining short-
circuit capability and dominant failure mechanisms of both
SiC MOSFETs and GaN devices.
3) Reliability of magnetic components in power electronic
applications: The transformers and inductors that are used in
power electronic converters are generally recognized as having
fewer failure issues than capacitors and power semiconductor
switches. Nevertheless, design-to-limit could become a stan-
dard practice to meet the demand for cost reduction and power
density increase. In these design scenarios, thermal-related
failure and insulation-related wear-out become relevant within
the service life of power electronic converters. Moreover, insu-
lation degradation or sudden breakdown is further accelerated
by thermal stress, moisture, and dust levels.
The reliability aspect studies of medium-frequency to high-
frequency magnetic components for power electronic appli-
cations are rarely available. The first studies are presented
in [51, 52] on the degradation testing and lifetime modeling
of planar transformers. Two groups of 12 samples are tested
under 200°C and 180°C, respectively, for 3,500 hours and
2,500 hours. The primary-side inductance reduces by 15-40%.
Two of the possible failure mechanisms are core material
degradation and expansion of the glue between two cores.
Further investigations are needed to confirm the relevant
failure mechanisms.
Understanding the relevant failure modes and failure mech-
anisms is the first step to prioritizing resources for reliability
aspect testing, lifetime and reliability prediction, as well as
condition monitoring.
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III. DEGRADATION AND LIFETIME OF POWER
ELECTRONIC COMPONENTS
A. Component degradation curve and End-of-Life (EOL) cri-
teria
The degradation of power electronic components typically
occurs at the material or interconnection level, which needs
advanced physics analysis tools [44] to identify the location
and structure change. Nevertheless, because the changes of
materials and interconnections affect the electro-thermal aspect
parameters, they can be used as health precursors to indirectly
estimate the degradation level. For example, on-state saturation
voltage and thermal resistance between junction-to-case are
widely used health precursors for IGBT modules, and they
are applied for both accelerated degradation testing [53] and
condition monitoring [6]. Capacitance, Equivalent Series Re-
sistance (ESR), dissipation factor, and insulation resistance are
usually used for capacitors [12, 13].
Fig. 3 shows a generic degradation curve of a precursor
corresponding to a specific failure mechanism, where y is the
value of the health precursor and ∆y is its parameter shift.
The y-axis shows the absolute percentage change of y to
its initial value y0. The degradation curve has three possible
distinctive stages: I, II, and III. These stages correspond to
the time intervals in which the health precursor keeps constant,
increases or decreases linearly, and increases or decreases with
an accelerated pace.
It should be noted that Fig. 3 is given for illustration
purposes only. Not all of the three stages necessarily appear
for a specific precursor. A typical degradation curve is a
combination of one or more of the three stages. The slope and
percentage of each period vary for different failure precursors
and stress conditions.
The time-to-failure of an individual component due to wear-
out is determined by one or more defined EOL criteria, which
are chosen by considering the component-level destruct limit,
system-level specification, and a certain margin; as shown in
Fig. 3. In practice, this is achieved in terms of the percentage
of change of y to its initial value y0. It is reported in
[4] that a 5% increase of on-state saturation voltage or a
20% increase of junction-to-case thermal resistance is used
as EOL in most of the analyzed 70 publications on power
cycling. This is consistent with the recommendations by [53].
Nevertheless, 13% of the publications use 20% increase of the
on-state saturation voltage as EOL. For electrolytic capacitors,
20% capacitance drop and 2-3 times increase of ESR or
dissipation factor are commonly used [12]. The EOL in terms
of capacitance drop for film capacitors is usually within the
range of 2-10%.
The varieties in EOL in terms of the percentage of change
depend mainly on when the degradation accelerates and enters
Stage III; as shown in Fig. 3. This does not usually correspond
to the time when the component destruct limit reaches or a
system-level failure occurs. Therefore, the change rate of y
plays an essential role in defining the EOL, but not necessarily
the absolute value of y. This implies that component-level and
system-level failure would occur soon if no action is taken at
the EOL. Meanwhile, the EOL can also be decided according
Fig. 3. Three possible stages of a component degradation curve. ∆y is the
parameter shift of the health precursor y, y0 is the initial value of the
parameter x before testing or in use.
to the component parameter constraints considering system-
level requirements.
B. (Percentile) lifetime definition
Lifetime is a widely used reliability metric for a population
of items defined at a specific reliability level. For an individual
item, time-to-failure is used corresponding to when the EOL
is reached. Fig. 4 shows a Weibull plot [54] of an unreliability
curve. The curve is plotted based on the time-to-failure data
of a limited number of samples. The confidence intervals
illustrate the uncertainties. The solid line and dashed line
represent 50% and 95% confidence level, respectively. BX is
used to define the percentile lifetime corresponding to the time
when there is X% of accumulated failure. It can be noted that
the obtained lifetime varies with X% and confidence level.
B0.1_95% implies 95% probability that 0.1% of the population
of items will fail until the time. In other words, statistically,
there is 5% risk that more than 0.1% of the items fail until
the time. B10_50% implies 50% probability that 10% of the
items fail until the time. Moreover, the plots shown in Fig. 4
are for specific stress conditions. Therefore, a comprehensive
lifetime definition should include at least the following four
aspects:
1) The environmental and operational conditions,
2) The EOL used for determining the time-to-failure,
3) The corresponding percentage of accumulated failure
(X%),
4) The confidence level.
Nevertheless, such comprehensive information is rarely pro-
vided in the literature when lifetime is stated, which means that
we do not know the implication for failure and the associated
risk. If any aspect of the information is missed, then the
lifetime comparison would be in question. Moreover, the BX
lifetime with a certain confidence level is a single point in the
unreliability curve. The same BX lifetime for two different
items does not necessarily imply equal reliability during the
service life because the slope of their degradation curves could
be different.
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Fig. 4. Illustration of percentile lifetime definition under different confidence
levels for a specific wear-out failure mechanism based on time-to-failure data
in a Weibull plot.
C. Limitations of existing lifetime models
The most widely-considered stressors in empirical lifetime
models for power electronic components are temperature, tem-
perature swing, and voltage. The capacitor lifetime model is
given by (1), and a simplified version by (2) [11]. The lifetime
model for the packaging related wear-out of power modules
is given by (3). Relative Humidity (RH) is an additional
stressor, as described by [55]. The acceleration factor AFRH
is presented by (4).
L =Lref ×
(
V
Vref
)−n1
(1)
× exp
[(
Ea
KB
)(
1
T
− 1
Tref
)]
× other factors
L = Lref ×
(
V
Vref
)−n1
× 2
Tref−T
n2 × other factors (2)
N = A×(∆T )−β1 ×exp
(
Ea
KBT
)
×tβ2on×other factors (3)
AFRH =
(
RH
RHref
)−n3
(4)
where L is the predicted lifetime at the stress level of interest.
N is the predicted cycle-to-failure at the stress level of interest.
V is voltage stress, T is temperature, ∆T is temperature
variation, ton is the heating time of the thermal cycle, Ea is
the activation energy, KB is Boltzmann constant (8.62× 10−5
eV/K), and RH is relative humidity. Lref is the lifetime at
the referenced operation conditions of Vref and Tref. RHref
is the referenced RH for the acceleration factor AFRH. The
parameters Lref, A, Ea, n1, n2, n3, β1, and β2 are constants
to be obtained based on time-to-failure data. Other factors are
not widely considered or unknown. For example, a humidity
derating factor, as shown in (4) is added to (2) in [55]. In
[56], three other factors related to the power module design
parameters are included.
Physics-based lifetime models are also available for power
modules, as given in [3, Ch.5]. These models provide insights
into improving component design through physics analyses
and they can verify the assumed failure mechanisms used for
the empirical models. At the application level, empirical life-
time models, as given by (1) – (4), are commonly used thanks
to their simple form and direct correlation with the electro-
thermal stresses and other stressors. They also give insights
into lifetime extension by reducing the stresses through power
converter design and control.
The following limitations of existing lifetime models are
identified according to the literature and to experience:
1) Limited information is available for EOL, BX lifetime
definition, and confidence level when a lifetime model
is presented. In [55], [57], comprehensive degradation
data analyses are presented for capacitor testing and
power module testing, respectively. This reveals that
the obtained BX values vary significantly with different
definitions and confidence levels.
2) Limited information is available for the associated fail-
ure mechanism when a lifetime model is presented. The
power cycling tests are designed to trigger different fail-
ure mechanisms in bond wires and solder joints of power
modules in [58, 59]. For capacitors, lifetime models for
different failure mechanisms [11] are unavailable, to the
best of our knowledge.
3) The applicable stress ranges of a lifetime model are
rarely investigated in reliability prediction. Fig. 5 il-
lustrates the boundaries for the application of a spe-
cific lifetime model. SL and SH represent the lower
and higher boundaries of the considered stressor. The
underlying assumption of the models given in (1) –
(3) is that the dominant failure mechanism remains the
same as that described by the lifetime model within the
predicted lifetime. L1 and L2 in Fig. 5 show the interval
when the lifetime model is applicable. Consequently,
if the predicted lifetime is longer than L2, then the
results should be interpreted cautiously. For example, in
Aluminum electrolytic capacitors, the lifetime model in
(2) is applied. In [60], it is stated that the lifetime model
is applicable for up to 15 years (i.e. L2 = 15 years).
One reason for this is that a new failure mechanism
(e.g. sealing rubber degradation) may become dominant
after 15 years of operation, instead of the considered
electrolyte evaporation and electro-chemical reaction. It
also indicates that the applicable range of the voltage
stress in (2) is at the rated voltage or above for small-
sized capacitors. The voltage stress under the rated one
has a negligible impact on their degradation. In [61],
the applicable ranges of different factors are given in the
IGBT power module lifetime model based on the testing
conditions. Nevertheless, for many other studies in the
literature, such information is unavailable. Therefore,
further investigations of the specific boundaries shown
in Fig. 5 are suggested.
4) Limited numbers of failure mechanisms are considered.
The associated failure mechanisms of the models (1)
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Fig. 5. Illustration of the lifetime model application boundaries in terms of
stress level and service life. SL and SH are the lower and higher stress
boundaries in which the lifetime model is valid; L1 and L2 are the lower
and higher service life boundaries in which the specific failure mechanism
described by the lifetime is dominant.
to (3) represent a fraction. Failure during the early-to-
middle service life could be responsible for a consid-
erable percentage, as revealed by the field experiences
in [19] and the discussions on power cycling test in
[62]. Other factors may also play an important role,
such as humidity or corrosive atmosphere. As discussed
in Section II, these models are useful for designing
power electronic systems to avoid the wear-out failure
mechanisms becoming life-limiting factors. However,
they are only part of the picture for the reliability
prediction and reliability design. Other reliability tools
are also widely applied, such as Failure Mode and Effect
Analysis (FMEA), robustness design, protection, fault-
tolerance, and burn-in testing.
D. Implications on component-level accelerated testing
Time and relevance are the two key considerations in
component-level accelerated testing. For a given testing
method and stressor S, the testing time can be reduced by
increasing the stress. However, this may risk triggering new
failure mechanisms that do not appear in normal operation
when the stress level is above the SH shown in Fig. 5.
Therefore, testing under accelerated conditions close to normal
operation is very time-consuming and not a preferable choice.
1) Testing for relevant failure mechanism and stressor
S: Much effort is made to power cycling for triggering
specific failure mechanism individually, such as bond wire
wear-out, chip solder fatigue, and baseplate solder fatigue.
This is implemented by setting proper testing conditions in
terms of junction temperature, temperature swing, and cycling
period [4]. Besides component degradation curve analysis,
the Weibull plot [54, Ch.5] can be used to verify if the
time-to-failure data from accelerated testing are for a single
failure mechanism or a mix of two or more. For a given
failure mechanism, the slope of the unreliability curve (i.e.
shaping factor) shown in Fig. 4 tends to be consistent. In [63],
the testing results under different temperature swings have a
shaping factor of 37.5 and 14.8, respectively. This corresponds
to the dominant failure mechanism of chip solder fatigue
and bond wire wear-out, respectively. Humidity-related failure
mechanisms are investigated in [55], [64, 65] for SiC power
modules, Si IGBT modules, and film capacitors, respectively.
As discussed in Section II on the field experiences, humidity-
related failures are likely to be dominant over those caused
by thermal stresses for the surveyed systems in the early-
to-middle stage of service life. More studies are needed to
confirm the associated failure mechanisms and design the rel-
evant accelerated tests. Moreover, research to separate different
failure mechanisms for capacitors and magnetic components
in accelerated testing is still at an early stage.
2) Testing with conditions more relevant to SH and SL: As
discussed in [4], since 1994, most studies on power cycling
have focused on the stressors of junction temperature swing
∆Tj larger than 40°C. In comparison, the impact of the heating
time on the power cycling capability is less investigated. ∆Tj
is usually less than 40°C in normal operation of a power
converter. There are line frequency power cycles (i.e. 20 ms
or 16.7 ms) and lower frequency cycles due to changes in load
and ambient condition.
Several studies have aimed to address these limitations [57],
[66–71]. The power cycling is conducted with the heating time
ton as low as 70 ms, ∆Tj = 70 °C, and the mean junction
temperature Tjm =122°C for two types of IGBT modules
in [68, 69]. The impact of ton on the cycling capability of
Aluminum (Al) wire bonds and chip solder joints within the
range of 70 ms and 60 s is modeled separately. In [57], a
type of transfer molded Intelligent Power Modules (IPMs)
are tested with ton from 147.5 ms to 2.5 s, ∆Tj = 80.8°C
and Tjm = 122°C. In [67], the tests are with ton down to
10 ms, ∆Tj down to 23°C, and Tjm =100°C. Fig. 6 shows
that it lasts for more than 500 million cycles for the test with
ton = 10 ms. This study also reveals that the impact of ton
becomes insignificant when it is less than 40 ms. The results
from other testing groups are shown in Fig. 6 with different
Tjm and current per bond wire foot Ibf normalized to Tjm
=100°C and Ibf = 5.87A [67]. When ∆Tj is between 23°C
and 27°C, 10°C reduction of ∆Tj would increase the cycling
capability more than 10 times. The high number of cycle-
to-failure and distinct slope changes imply that it is near the
elastic deformation range, where the resultant degradation due
to ∆Tj is negligible. Instead, the absolute junction temperature
plays a significant role in such a range. Power cycling tests
with a combination of high ∆Tj and low ∆Tj are proposed in
[70, 71] to investigate the impact of low ∆Tj within a realistic
testing period. ∆Tj is down to 32.8°C with Tjm of 56°C in
three different testing stages. This reveals that the low ∆Tj
has a minor impact on Stage I and II of the degradation curve
shown in Fig. 3. This effect is manifested when the testing
samples reach Stage III.
For capacitors, the time for degradation testing is usually on
the scale of thousands of hours [55], [60]. The acceleration
factor is relatively lower compared to many tests designed
for power semiconductor switches. In [60], the technical
note finds that the lifetime model of Aluminum electrolytic
capacitors depends on the ranges of both temperature and
voltage. However, testing to verify the dependence is still not
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Fig. 6. The normalized lifetime of 1,200 A IGBT modules with IHM-B package (140 mm × 190 mm) from manufacturer A and B with ton ≤ 40 ms (current
per bond foot Ibf = 5.87 A and mean junction temperature at the beginning of the test Tjm = 100°C, Hartmann refers to the model in [66]) [67]. Nf– number
of cycles to failure, ∆Tj– amplitude of junction temperature swing, Tjm – mean junction temperature.
found in the literature.
3) Testing with relevant control strategy for stressor S:
Empirical lifetime models (1)-(4) are usually derived from
tests under two or more stress levels. The stress control
strategies have an implication on how to apply the derived
models. For power cycling of IGBT modules, the control
strategy with a constant switching-on duration of DC pulse
current and constant switching-off duration is adopted by IEC
standard IEC 60749-34 (2011) [72] and ECPE AQG324 guide
[53]. Tjm and ∆Tj used for lifetime derivation are the values at
the beginning of the testing. During the testing, they increase
with possible parameter shifts due to degradation (e.g. thermal
impedances of thermal interface materials, on-state voltage,
and thermal resistance of baseplate solder and chip solder). In
addition to this standard control strategy, another three meth-
ods (i.e. constant minimum and maximum case temperature,
constant power loss, and constant ∆Tj) are also discussed in
[73]. The standard control strategy is most relevant to power
electronic applications because parameter shifts can occur and
result in higher thermal stresses during the service life of a
power converter. Therefore, the impact of these degradation-
dependent parameters does not need to be considered for the
lifetime prediction in applications. If the lifetime model is
obtained from power cycling test based on the other three
control strategies, then either part or all the parameter shifts
need to be included in the thermal stress modeling for lifetime
prediction. This would increase the application-level modeling
complexity. In this regard, passive thermal cycling of power
modules without current stress ignores this degradation effect.
Capacitor testing can be implemented with or without ripple
current. For the first category, a DC bias voltage, AC ripple
current, and ambient temperature are kept constant. Similarly,
the hot-spot temperature and peak voltage stress both increase
during the test due to the changes of ESR and capacitance.
The lifetime models (2) and (3) include the degradation effect
if this control strategy is applied. For the second category, the
effect of degradation-dependent ESR and capacitance is not
considered in the lifetime model.
The control strategy for accelerated stressors affects the ob-
tained lifetime models and converter-level modeling methods.
As compared in [73], the cycle-to-failure based on constant
∆Tj could be three times that of the standard power cycling
control strategy.
4) Testing with appropriate sample size: The sample size
that is used for testing is closely related to the confidence
interval. With the increase of sample size, the interval shown in
Fig. 4 between the 95% confidence level and 50% confidence
level becomes narrower. This implies a higher certainty level.
Typically, 6 to 10 samples for each testing run are recom-
mended for a meaningful statistical analysis compromised with
the required resources. For instance, 10 and 12 samples are
used for capacitor and planar transformer testing in [51], [55],
respectively. Nevertheless, it is reported that 86% of the power
cycling tests have only one sample per test run based on the
70 publications discussed in [4]. This implies that meaningful
lifetime information is unavailable in some cases even though
a significant amount of resources are used. Consequently, more
attention to the design of accelerated testing in terms of sample
size is necessary.
5) Testing with superimposed stress conditions: At the
application level, another aspect is the correlation between
the testing under static stress level and field operation with
dynamic environmental and operational conditions. Two ques-
tions need to be raised here: how can the effect of two
or more different stress levels be combined? And, does the
dominant failure mechanism remain the same under dynamic
stress profiles?
The degradation curve shown in Fig. 3 represents a single
stress level. The accumulated damage model is used to analyze
the joint damage of two or multiple stress levels. The time-to-
failure corresponds to when the accumulated damage reaches
one. The Palmgren-Miner rule that was presented in 1945
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[74] is a linear accumulated damage model that is widely
used for lifetime prediction. This rule assumes no interaction
between stress levels in terms of amplitude, duration, and time
sequence. Most of the wear-out failure predictions of active
devices and passive components in power electronics under
dynamic stress conditions are based on the Palmgren-Miner
rule. The nonlinear accumulated damage models that are used
in other areas in reliability engineering are summarized in
[75]. The validity of the linear accumulated damage model
is questioned in [76–78]. Simulations in [76] show that the
numbers of cycle-to-failure of bond wires are similar between
the linear and nonlinear models. In [77], power cycling tests
under three sets of (∆Tj, minimum junction temperature Tjmin,
and ton) are performed first as the reference numbers of cycle-
to-failure. The conditions at the beginning of the tests are
Test 1 - (100°C, 50°C, 2s), Test 2 - (50°C, 100°C, 1s), and
Test 3 - (100°C, 50°C, 15s). Each test has six samples. Test
4 runs for 50% of the referenced lifetime of Test 1 under
the same condition, then for the rest of the time under the
condition of Test 2 until the EOL reaches. Test 5 runs for
50% of the referenced lifetime of Test 3 under the same
condition, then until EOL under the condition of Test 2. Test
6 runs periodically with 20% of the reference lifetime of Test
1 and Test 2, respectively, under the same conditions until
failure. The results show an average of 9.9%, 18.6%, and
0.6% higher number of cycle-to-failure from Test 4, Test 5,
and Test 6, respectively, to the values calculated based on
the linear accumulated damage model. In [78], power cycling
tests with superimposed stress levels are conducted with more
frequent changes of the sequences than Test 6 in [77]. The
conclusions of both tests are consistent: the bond wire wear-
out is assumed as the dominant failure mechanism [77, 78]. A
different conclusion may be drawn if the failure mechanism
changes under different stress levels, such as the case studies
in [63]. It is worthwhile further investigating the validity of
the linear accumulated damage model given that the reported
number of case studies and testing conditions are still limited.
Furthermore, no conclusions are able to explain the observed
results and the varieties in comparisons. In [79], a nonlinear
damage model for Aluminum electrolytic capacitors is applied
for the lifetime prediction in a motor drive application.
Application-oriented testing under a representative mission
profile can be used to check if the dominant failure mechanism
remains the same with dynamic stress levels. In [80–82],
power modules and capacitors are tested with a sequence of
stress levels emulating PV applications. The daily profile of
solar irradiance and ambient temperature is used [82] with a
scaling factor to accelerate the test. The purpose of these tests
is not to derive a lifetime model because the results are the
joint effect of multiple stress levels in a single run. Instead, it
is possible to verify the assumed failure mechanisms and the
lifetime prediction results. To support such a superimposed
stress test, advanced mission profile emulators are necessary.
For example, in [83–85], the emulators for motor drives
and Modular Multi-level Converters (MMCs) are proposed,
respectively.
IV. MISSION-PROFILE-BASED RELIABILITY PREDICTION
In [1, 2], the methods for reliability prediction are reviewed.
System-level reliability modeling methods, such as Reliabil-
ity Block Diagram (RBD), Fault Tree Analysis (FTA), and
Markov Analysis (MA) are compared in [2]. Much progress
has been made towards reliability prediction based on long-
term environmental and operational conditions (i.e. mission
profile). The methods and modeling procedures demonstrated
in [86, 87] represent the state of the art for case studies on PV
inverter and MMC, respectively.
A mission-profile-based reliability prediction tool is de-
veloped in [88]. This tool is based on six modeling steps
starting from system-level mission profile to component-level
reliability modeling and system-level reliability modeling.
This tool features a modular design with flexible input levels
of mission profiles. As shown in Fig. 7, mission profiles along
the modeling process are divided into four levels. Level 1 is
system level (e.g. drive cycles of a car, ambient temperature,
humidity). Level 2 is the power electronic converter level,
which can be directly measured or obtained from the system-
level mission profile modeling shown as Step 2 in Fig. 7 (e.g.
derive the output power, frequency, voltage of a drive from
the drive cycles and motor models). Level 3 is down to the
components of interest (e.g. the local ambient temperature,
voltage and current of a capacitor). Level 4 is for stresses that
are the inputs of the lifetime models or failure rate models used
for component-level reliability modeling. For dynamic thermal
profiles, Rainflow counting [89] is widely used to extract the
periodic temperature swings for the packaging-related wear-
out of power semiconductor switches. The use of Rainflow
counting is discussed in detail in [86, 87]. Depending on the
available mission profile information, the tool runs part or all
of the six steps. For instance, if all of the required information
at Level 3 mission profile is available, then the first three steps
can be excluded and the software tool starts directly from
Step 4 component mission profile modeling. Fig. 8 shows a
capture of the Graphic User Interface (GUI) of the software
tool customized for motor drive applications. The user can
select the available mission profile levels, configure the motor
and drive, and select the component, assembly, or system of
interest for reliability analysis.
The details of mission-profile-based reliability prediction
methods and the corresponding software tools can be found
in [86–88]. A few additional aspects are discussed below:
A. Mission profile data
The mission profile represents all of the relevant stresses
that the item of interest withstands during the whole ser-
vice life, including stresses during manufacturing, burn-in-
test, transportation, installation, and field operation. Lifetime
and reliability prediction often uses limited information that
is compromised by the available data and complexity. The
limitations come from both the considered stressors and the
time span of the analyzed data. Predictions based on data
for the whole service life and models for all kinds of failure
mechanisms are rarely feasible. In the PV inverter case studies,
annual solar irradiance and ambient temperature profiles are
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Fig. 7. Six-step mission-profile-based reliability prediction method for power electronic systems [88].
Fig. 8. The Graphic User Interface (GUI) of the developed software tool customized for motor drive application with the six-step modeling method [88].
used [86], [91]. In addition to the time span, the sampling
frequency is also critical and this is relevant to the failure
mechanisms with different timescales. As studied in [92],
the sampling frequency reveals significant variances in the
predicted lifetime based on wind speed data with different
sampling frequencies for an offshore wind application. Never-
theless, guidelines on the appropriate mission profile resolution
are unavailable.
A mission profile logger is developed in [90] to collect
operational and environmental data from field operations. The
prototype is shown in Fig. 9(a). This measures the raw data of
voltages and currents of a phase-leg and climatic conditions.
The data can be pre-processed, stored locally, and collected by
wireless networks. Fig. 9(b) shows an example of the measured
climatic data inside and outside of the enclosure of a 60 kW
PV inverter.
While the mission profile enables more realistic reliability
prediction, it increases the complexity and computational
burden, especially considering the dynamic thermal profile
modeling [86, 87]. Consequently, it could be more feasible
to simplify mission profiles by identifying the representative
profiles. Moreover, considering the varieties in thermal time
constants and failure mechanisms of different components
(e.g. IGBT modules and capacitors), the use of different data
resolutions can reduce the computational burden. A simplified
mission profile is usually sufficient because products are
commonly designed for applications with a wide range of
operating conditions. However, for benchmarking or warranty
analysis of a specific application, a more detailed mission
profile is preferred.
B. Simplified electro-thermal modeling
Thermal modeling is a key step for thermal-related wear-
out failure mechanisms. There are two significant challenges
here:
1) The local ambient temperature in Level 3 mission
profile shown in Fig. 7 is dependent on the cooling,
layout, power loss, and thermal couplings of the
converter of interest. Therefore, system-level electro-
thermal modeling is needed to obtain the component-
level thermal stress. In the case study of [86], the
thermal stresses of capacitors and MOSFETs mainly
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(a) Photo of the mission profile logger prototype.
(b) Temperature and humidity data logged from a 60 kW PV inverter located
in the solar park in Nordborg, Denmark. The legend indicates the locations
of the sensors Inside (In)/Outside (Out) Top (Tp) side and Down (Dn) side
of the inverter cabinet.
Fig. 9. An example of the mission profile logger and the obtained field
measurement data in [90].
depend on their local ambient temperatures (i.e. the
enclosure temperature and the air temperature around
the components). Fig. 10 shows that the enclosure
temperature is more than 30°C higher than the outside
ambient temperature at heavy loads. The maximum rises
of component internal temperatures due to self-heating
are 5°C and 15°C, respectively, for the capacitor and
MOSFETs. This implies that the accuracy of the
enclosure temperature modeling is even more critical
than that of the temperature rise due to self-heating in
this example. In another case study of MMC in [87],
there is a maximum of 17°C difference in local ambient
temperatures among the 24 sub-modules. The setup
and measurements are shown in Fig. 11. This implies
that there are likely to be life-limiting sub-modules in
the MMC setup. In both [86, 87], converter-level Finite
Element Method (FEM) simulations are performed
to obtain the system-level thermal models, including
mutual coupling among the key heating sources.
Fig. 10. A two-day thermal stress profile of a PV micro-inverter with natural
cooling [86]. Ta – ambient temperature outside the PV inverter
enclosure; Te – enclosure temperature; TjS1 to TjS5 are the es-
timated junction temperature of the MOSFETs of the inverter;
TCdc – hot-spot temperature of the DC-link capacitor of the
inverter.
Moreover, system-level thermal modeling can identify
hot-spots in the system. This provides insights into
improving reliability by heat re-distribution.
2) Thermal modeling with long-term dynamic profiles
is time-consuming. Therefore, in applications where
the ambient climatic conditions or loading conditions
are highly intermittent and dynamic (e.g. wind power,
PV, and e-mobility), it is necessary to consider the
impact of thermal capacitance. A frequency-domain
thermal modeling method is proposed in [93]. This
simplifies the modeling at different timescales by
coordinating different thermal time constants and
the frequencies of power loss profiles. In [94], a
simplification method is proposed for thermal modeling
with periodic power loss profiles. An analytical error
model is derived for different degrees of simplifications.
Because the ambient temperature change is relatively
slow, IGBT module junction temperatures are assumed
to change simultaneously with the ambient temperature
in [93, 94]. Nevertheless, the thermal time constants
of capacitors or large heatsinks range from a few
minutes to hours, which are comparable with ambient
temperature dynamics. A modified thermal model is
proposed to incorporate the effect in thermal modeling
in [95]. The snap-in Aluminum electrolytic capacitor
that is used for the case study is shown in Fig.
12(a). The comparative results with the experimental
characterizations are shown in Fig. 12(b). With the
application of SiC and GaN devices, new challenges
come from the nonlinearity of thermal impedance in
a wide range of temperature stresses [96, 97], as well
as PCB board-level thermal modeling and optimization
[98].
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(a) Prototype of the down-scaled MMC setup and its 24 sub-modules.
(b) The measured ambient temperature profiles of the sub-modules with
forced air cooling. Tla1 to Tla24 are the ambient temperature of the 24
sub-modules, respectively. ∆Tla is the maximum ambient temperature
difference.
Fig. 11. An example of system-level thermal modeling of a Multi-level
Modular Converter (MMC) [87].
C. Limitations of existing mission-profile-based reliability pre-
diction methods
The limitations of the existing mission-profile-based relia-
bility prediction methods are discussed below:
1) Limited failure mechanisms and failure sources are
considered. The discussed hardware failure is mainly
for the thermal-related wear-out. Other failures due to
humidity, vibration, and contamination are not usually
quantitatively analyzed. Sudden hardware failures and
software failures are yet to be included. For example,
single-event-burnout due to cosmic rays is relevant for
electronic device applications at high elevations [99].
2) There is a lack of humidity aspect modeling. As dis-
cussed previously, humidity-related failure mechanisms
[21] may become dominant, especially for applications
with intermittent loading profiles and frequent shut-
downs and start-ups. A transient hygrothermal modeling
method is proposed in analogy with electrical domain
models in [100]. It is therefore worthwhile investigating
the application of such models in power electronic
converters.
3) The linear accumulated damage model is dominantly
used in wear-out failure prediction. To what extent it is a
reasonable approximation is still open to question. Vari-
(a) Capacitor testing sample and its thermal model parameters. R1, R2, C1,
and C2 are the thermal resistances and thermal capacitances, respectively.
(b) Experimental verification of the model considering the impact of
ambient temperature dynamics. Fig. 12(a) is the capacitor hot-spot
temperature, Ta is the capacitor ambient temperature, Ploss is the power
loss in the capacitor.
Fig. 12. The proposed thermal modeling method considering the thermal
dynamics of ambient temperature proposed in [95].
ous nonlinear damage models are available, as discussed
in [75]. However, their relevance and the necessity to use
them are not yet known.
4) Failure interactions among components and external
factors are not considered in the system-level reliability
analysis. As shown in [86, 87], the RBD method is
applied to calculate the system-level reliability based on
the component-level reliability and system redundancy
level. In practice, failure causes could be complicated
and mutually affected by multiple factors. The assump-
tion of the isolated failure of each component needs
to be rigorously justified [101]. In [102], a Markov
reliability modeling method is applied for multi-phase
DC-DC converters to analyze different failure scenarios.
5) Activities in system-level reliability demonstrations are
expanding but still limited in the literature. In [103, 104],
converter-level reliability testing is performed for motor
drives and PV inverters, respectively. The system-level
testing outcomes could identify the weakest links and
demonstrate that the reliability is no less than the de-
signed target.
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V. OUTLOOK FOR POWER ELECTRONICS RELIABILITY
RESEARCH
Power electronics reliability research has been booming in
recent years, both at universities and in companies. Among
others, design-margin reduction, predictive maintenance, cost
of unreliability, and the increasing use of power electronic
converters in critical applications are the main drivers. Life-
cycle performance optimization and cost reduction are of
interest, as are the time-zero performance and design cost. The
recognition of the importance of data also plays a significant
role in reliability studies. This section will describe several
future research opportunities.
A. Physics-of-degradation and condition monitoring
Failure-free operation may become a requirement for
power electronic converters as they are increasingly used
in reliability-, availability-, or safety-critical applications. If
failure is not an option, then the understanding and modeling
of the degradation process become important. A degradation
curve retains all the information from accelerated degradation
testing, as shown in Fig. 3, while a lifetime model is based
on a single data point (i.e. EOL) of the degradation curve of
each testing sample. Understanding the physics-of-degradation
enables identifying key features of the degradation process.
Condition monitoring is likely to become an even more
important tool in reliability engineering if failure is not allowed
within the service life. Degradation modeling is essential to
predictive maintenance. The following two key challenges
remain to be addressed:
1) Most condition monitoring methods are limited to a
single type of component or an individual component
[6, 7, 13], [105]. Nevertheless, at the application level,
degradation could occur on multiple components con-
currently. Different sources of parameter shifts happen
simultaneously. However, the mutual effects cannot be
verified based on the assumption that a single component
degrades at a time. Moreover, a full converter or an as-
sembly is usually replaced in the presence of component
failure. It is therefore essential to monitor the health
status of the entire converter or the assembly parts of
interest. Converter-level health precursors and converter-
level signal measurements are alternative solutions.
2) Robust and cost-effective condition monitoring methods
are required. Even though a wide range of health precur-
sors and implementations are proposed in the literature,
they are rarely adopted in field operation. Complexity,
cost, design constraint, accessibility, and effectiveness
under field operation environment are of great concern.
In [106, 107], challenges in circuit parasitics and data
analytics of a condition monitoring unit for IGBT power
modules are addressed. A converter-level power device
on-state voltage measurement method is developed in
[108], which reduces the design cost and provides a
converter-level plug-and-play solution without the need
to connect to the monitored power devices. Condition
monitoring provides an ancillary service, which is criti-
cal to minimize the new risk brought by the added sen-
sors, measurement circuits, and/or software algorithms.
In addition, this service may only require intermittent
operation. It is needed most during Stage III of the
degradation curve shown in Fig. 3. Anomaly detec-
tion from similar systems in operation, leverage special
operation state (e.g. start-up transient [109]), system-
level health precursors (e.g. efficiency), are among the
most promising methods. In [110], a digital-twin based
condition monitoring concept is proposed, representing a
future direction of combining physical power electronic
circuit models and data-driven approaches. A composite
health precursor is proposed in [111] by an optimal
weighting of multiple relevant parameters. This method
expects to improve the sensitivity and reduce noise in the
remaining useful lifetime prediction based on multiple
sources of degradation data. Artificial Intelligence (AI)
based condition monitoring methods [112] hold great
potential with the continued digitization and increasing
amounts of available data in power electronics applica-
tions.
B. Accumulated damage modeling
Fig. 13 illustrates the validity of the linear accumulated
damage model under different types of degradation curves.
For the sake of simplicity, Figs. 13(a) and 13(c) show the
degradation curves for two stress levels A and B, having only
Stage II and Stage III illustrated in Fig. 3, respectively. More
general cases could be a combination of the curves shown
in Figs. 13(a) and 13(c). Even though the degradation curve
at the beginning phase of testing may diverse, as shown in
[78], it is negligible because it is usually a short period of
the whole service life. Stress Levels A and B correspond to
the referenced time-to-failure LA and LB , respectively. Three
different scenarios of the nonlinear degradation curve under
Stress Level B are considered in Fig. 13(c), namely: Scenario
1, Scenario 2, and Scenario 3. Figs. 13(b) and 13(d) show
the degradation curves with normalized hour/cycle/mileage to
LA and LB . As shown in Fig. 13(b), the degradation curves
overlap under the two stress levels due to the normalization of
the x-axis. Scenario 1 in Fig. 13(c) corresponds to when the
two degradation curves of Level A and Level B are the same.
Scenario 2 and Scenario 3 represent the cases for two different
degradation curves shown in Fig. 13(d). All of the curves reach
EOL criteria at 100% with testing under the individual level
of stress conditions. At x% of the time-to-failure, the stress
level changes from A to B.
With the linear degradation curves, the superimposed stress
of Level A and Level B results in the same time-to-failure
as predicted by the linear accumulated damage model, as
shown in Fig. 13(b). With the nonlinear degradation curves,
the health precursor’s change at different intervals in the x-axis
is different due to the nonlinearity. For instance, the testing
under Level A stress condition at the very beginning causes
a negligible change of ∆y, compared to a significant change
in approaching the EOL LA; as shown in Fig. 13(c). Never-
theless, this nonlinearity in the degradation curve is already
considered in lifetime models, which does not necessarily
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(a) Linear degradation curves. (b) Normalized linear degradation curves.
(c) Nonlinear degradation curves. (d) Normalized degradation curves.
Fig. 13. Illustration for accumulated damage based on degradation curves under a sequence of two stress levels for a given failure mechanism. The normalization
of the x-axis in (b) and (d) is with respect to the time-to-failure LA and LB , respectively, for the curves under stress Level A and Level B.
imply that a nonlinear accumulated damage model is needed.
In Scenario 1 for Stress Level B, its degradation curve is the
same as that of Stress A in Fig. 13(d). The resultant changes
of ∆y under Stress Level A and B are the same at x% of
operation. The degradation curve ends at 100% under Stress
Level B of operation after x%. In this scenario, the linear
accumulated damage model is valid. In Scenario 2, the change
of ∆y at x% of operation under Stress Level A is equal to
that until xB2% under Stress Level B. The degradation curve
from x% of operation under Stress Level B is equivalent to
shift the degradation curve from xB2%, resulting in a time-to-
failure more than 100%, which is higher than that predicted by
the linear accumulated damage model. Similarly, in Scenario
3, it can be derived that the superimposed stress results in a
time-to-failure less than 100%.
According to Fig. 13, it is possible to check if the linear
accumulated damage model is valid by analysing the degrada-
tion curves from the testing under individual stress conditions.
For instance, the degradation curves presented in [77] feature
a large portion of linear degradation shown in Fig. 13(a) and
a sharp and short period of nonlinear degradation shown in
Fig. 13(c). Unlike the case shown in Fig. 13(a), the boundary
between the linear degradation and nonlinear degradation
could correspond to the different percentage changes of ∆y.
This implies a slightly different slope of the degradation curves
for Stress Level A and B in Fig. 13(b). According to Fig. 3, the
degradation curve consisting of Stage III can be assumed linear
within a short time interval. Therefore, as indicated by the tests
in [78] and the 6th test in [77], the linear accumulated damage
model is valid for the cases under more frequent changes of
stress levels, which differs from the 4th and 5th tests in [77].
The perspectives provided in Fig. 13 are based on theoretical
analysis and are consistent with superimposed stress testing
observations, focusing on the Palmgren-Miner rule’s validity.
However, more tests to verify the assumptions are necessary
in the future.
C. Humidity-induced failure mechanisms, and failure mecha-
nisms of SiC and GaN switches, and magnetic components
The level of attention to the humidity-induced failure mech-
anisms of power electronic systems is relatively lower than that
for electro-thermal and thermal-mechanical induced failures.
Nevertheless, they are closely relevant to field applications,
as discussed in Section II. Consequently, more research on
modeling of humidity impact, and micro-climatic design and
control for power electronic systems is suggested.
Even with increasing studies on the failure mechanisms
and accelerated testing of SiC and GaN switches [10, 11], the
relevance between these component-level investigations and
converter-level applications is still largely unknown. SiC and
GaN-based industrial systems are limited at the early stage of
its operation. It is therefore expected that the commercial use
of SiC devices in automotive applications will provide more
field experiences. The decreased short-circuit withstand time
of SiC and GaN devices demands protection schemes with
sub-µs or 1-2 µs decision-making and action.
The understanding of failure mechanisms of magnetic com-
ponents in power electronic applications is still limited. The
early studies presented in [51, 52] show the need to further
investigate the failure mechanisms and degradation models,
especially for planar magnetic components in high-density
converters and medium-voltage medium-frequency isolation
transformers.
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(a) Schematic of the thermoreflectance measurement configuration, including
the Charge Coupled Device (CCD) detector, illumination source, microscope
objective, and the temperature-controlled stage.
(b) Measured drain current, voltage and calculated power dissipation, tem-
perature based on measurement and simulation of the CGH40025F Cree
GaN HEMT operating in a class-A amplifier, temperature measured with a
temporal resolution of 50 ns.
Fig. 14. Thermoreflectance measurement method and an example of the
measured temperature profile proposed in [113].
D. High resolution and fast temperature measurement
Thermal stress is related to various failure mecha-
nisms. Temperature-Sensitive-Electrical-Parameters (TSEP)
are widely studied for temperature estimation, limited to 100
µs temporal resolution [114]. In [113], a non-invasive thermal
measurement technique called thermoreflectance thermogra-
phy is proposed with nanosecond time and sub-micron spatial
resolutions. This technique is promising for temperature mea-
surement during short circuits and MHz-level high-frequency
converters. Fig. 14(a) shows a schematic diagram of the mea-
surement setup. Fig. 14(b) shows the measured temperature
profiles with a temporal resolution of 50 ns. However, more
studies are necessary to lift the maturity level and extend it to
other applications.
E. Reduction of reliability testing time
It is necessary to reduce the required time of accelerated
degradation testing and reliability demonstration testing. Two
promising directions are briefly discussed below:
1) Virtual-physical hybrid testing method. A digital plat-
form can be built to simulate the degradation of power
electronic components under accelerated or normal
stress levels. Physical testing is used to calibrate the
models used in the digital platform. Since a significant
part is to be done by simulations, it is possible to reduce
the required time without compromising the relevance of
the results.
2) Accelerated testing combined with early wear-out pre-
diction. The prediction for degradation curves based
on early testing results is applied for film capacitors
[115] and batteries [116, 117]. In a recent case study
[117], it has been demonstrated that the required time
for identifying high-cycle-life charging protocols among
224 battery candidates is reduced to 3.2% of the ex-
pected time without early-prediction. It is therefore
worth exploring the concept for the degradation testing
of power electronic components and converters.
F. Reliability modeling of power-electronics-based power sys-
tems
The impact of power electronic converters on the reliability
of power systems is still an open question with their increasing
penetration level. Hundreds and thousands of power electronic
converters may be used in a local electrical network. Conse-
quently, reliability performance plays a role in the availability
and security of the electric network. The interconnects, inter-
actions, and control dynamics among different converters all
add extra layers of complexity. This brings new challenges
in scaling up the mission-profile-based reliability prediction
methods discussed in Section IV. FMEA is a useful tool to
prioritise the available resources to deal with the top-ranked
failure causes in a system. Consequently, new multi-time-scale
modeling approaches are needed to simplify the modeling
procedures, meanwhile, maintaining reasonable prediction ac-
curacy. Real-time simulation of large-scale systems could also
become feasible for reliability study, extending its scope from
electromagnetic domain.
VI. CONCLUSIONS
This paper reviews the latest research in power elec-
tronics reliability in field experiences, failure mechanisms,
component-level end-of-life criteria, testing methods, and
system-level mission-profile-based reliability prediction meth-
ods. The discussions on failure mechanisms have focused on
the short circuits of SiC MOSFETs and GaN devices, and
the magnetic components. Perspectives on the degradation
curve, lifetime definition, lifetime model applicability bound-
ary, and linear accumulated damage model validity are pro-
vided. In addition, the limitations in existing lifetime models
and mission profile-based reliability prediction methods are
discussed. Finally, future research demands and opportuni-
ties are identified, which are: a) physics-of-degradation and
condition monitoring; b) accumulated damage modeling; c)
humidity-induced failure mechanisms, and failure mechanisms
of SiC and GaN switches, and magnetic components in power
electronic applications; d) high resolution and fast temperature
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measurement; e) reduction of reliability testing time; and f) re-
liability modeling of power-electronics-based power systems.
For further background information on these aspects and other
relevant research topics, we refer the reader to [1–13].
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